DS05-11328-2E

# MEMORY cmos 1 M × 16 BIT FAST PAGE MODE DYNAMIC RAM

# MB81V18160B-50/-60/-50L/-60L

CMOS 1,048,576 × 16 Bit Fast Page Mode Dynamic RAM

#### ■ DESCRIPTION

The Fujitsu MB81V18160B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18160B features a "fast page" mode of operation whereby high-speed random access of up to  $1,024 \times 16$  bits of data within the same row can be selected. The MB81V18160B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18160B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18160B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18160B are not critical and all inputs are LVTTL compatible.


#### ■ PRODUCT LINE & FEATURES

	Paramete			MB81V	18160B		
	raramen	ei	-50	-50L	-60	-60L	
RAS Access T	AS Access Time			max.	60 ns	max.	
Random Cycle	e Time		90 ns	min.	110 ns min.		
Address Acce	ss Time		25 ns	max.	30 ns max.		
CAS Access T	ime		13 ns	max.	15 ns	max.	
Fast Page Mo	de Cycle Tim	ie	35 ns	min.	40 ns	s min.	
Law Dawar	Operating Current		648 m\	N max.	540 mW max.		
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
Diccipation		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- Self refresh function (Low power version)

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


### **■ PACKAGE**



# **Package and Ordering Information**

- 42-pin plastic (400 mil) SOJ, order as MB81V18160B-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V18160B-xxPFTN and MB81V18160B-xxLPFTN (Low Power)


## **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Designator	Function
A <sub>0</sub> to A <sub>9</sub>	Address inputs row: A <sub>0</sub> to A <sub>9</sub> column: A <sub>0</sub> to A <sub>9</sub> refresh: A <sub>0</sub> to A <sub>9</sub>
RAS	Row address strobe
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

50-Pin TSOP (TOP VIEW) <Normal Bend: FPT-50P-M06>

Vcc		1 Pin Index	50 49 48 47 46 45 44 43 42 41 40	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ11 DQ10 DQ9 N.C.
N.C. [ N.C. [ WE [ RAS [ N.C. [ N.C. [ A <sub>0</sub> [ A <sub>1</sub> [ A <sub>2</sub> [ Vcc [	16 17 18 19 20 21 22 23 24		36 35 34 33 32 31 30 29 28 27 26	N.C. LCAS UCAS OE A9 A8 A7 A6 A5 A4 Vss



#### **■ FUNCTIONAL TRUTH TABLE**

		Clock Input				Address Input		Ir	put/Out	tput Da	ata		
Operation Mode	RAS	LCAS	UCAS	WE	<u>OE</u>	Row	Column	DQ₁ f	to DQ8	DQ <sub>9</sub> t	o DQ <sub>16</sub>	Refresh	Note
	KAS	LCAS	UCAS	VVE		ROW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	tcwp ≥ tcwp (min)
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	Х	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	Х	Х	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	H→L	L	Х	Х	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits ( $A_0$  to  $A_9$ ) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, ten row address bits are input on pins  $A_0$ -through- $A_9$  and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_T$  is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

#### **DATA INPUTS**

Input data is written into memory in either of three basic ways-an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}/\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of  $DQ_1$  to  $DQ_8$  is strobed by  $\overline{LCAS}$  and  $DQ_9$  to  $DQ_{16}$  is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}/\overline{UCAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}/\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

<sup>\*:</sup> It is impossible in Fast Page Mode.

#### **DATA OUTPUTS**

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max)

taa : from column address input when trad is greater than trad (max).

toea: from the falling edge of OE when OE is brought Low after trac, toac, or taa, and trop (max) is satisfied.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024 × 16 bits can be accessed and, when multiple MB81V18160Bs are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Spply Voltage	*1	Vcc	3.0	3.3	3.6	V		
Sppiy voltage	'	Vss	0	0	0	V	0°C to +70°C	
Input High Voltage, All Inputs	*1	Vін	2.0	_	Vcc + 0.3 V	V	0 0 10 +70 0	
Input Low Voltage, All Inputs*	*1	VIL	-0.3	_	0.8	V		

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	Сра	7	pF

# **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Note 3

						Valu	е	
Parameter	Notes	Symbol	Conditions	N.//:	T	M	ax.	Unit
				win.	Тур.	Std power	Low power	Unit
Output High Voltage	*1	Vон	Iон = −2.0 mA	2.4	_	_	_	V
Output Low Voltage	*1	Vol	I <sub>OL</sub> = +2.0 mA	_	_	0.4	0.4	V
Input Leakage Current	(Any Input)	II(L)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}; \\ 3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	10	μА
Output Leakage Curre	nt	IDO(L)	$0 \text{ V} \leq \text{Vout} \leq \text{Vcc};$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V};$ Data out disabled	-10	_	10	10	
Operating Current (Average Power *2	Mor *2 OG/OCE RAS & LCAS, UCAS CYCING,				180	180	mA	
Supply Current)	MB81V18160B -60/60L	1001	trc = min	150		150	, (	
Standby Current	LVTTL Level		RAS = LCAS, UCAS = VIH			1.0	1.0	mA
(Power Supply *2 Current)	CMOS Level	Icc2	RAS = LCAS, UCAS ≥ Vcc -0.2 V	_	_	500	150	μΑ
Refresh Current#1 (Average Power *2	-JU/JUL / /				180	180	A	
(Average Power *2 Supply Current)	MB81V18160B -60/60L	Іссз	RAS cycling; trc = min	_		150	150	- mA
Fast Page Mode *2	MB81V18160B -50/50L	Icc4	RAS = V <sub>IL</sub> , LCAS, UCAS cycling;	_		110	110	mA
Current	MB81V18160B -60/60L	1004	tec = min			100	100	шл
Refresh Current#2 (Average Power *2	MB81V18160B -50/50L	Icc5	RAS cycling; CAS-before-RAS;	_		180	180	mA
Supply Current)	MB81V18160B -60/60L	1000	trc = min			150	110 100 180	
Battery Backup Current *2	MB81V18160B -50/60	lace	RAS cycling; CAS-before-RAS; $trc = 16 \mu s$ tras = min to 300 ns $vrac{Vir}{H} \ge vrac{Vcc}{C} - 0.2 v$	_	_	2000	_	
(Average Power Supply Current)	MB81V18160B -50L/60L	- Icce	RAS cycling; CAS-before-RAS; trc = 128 $\mu$ s tras = min to 300 ns ViH $\geq$ Vcc $-$ 0.2 V, ViL $\leq$ 0.2 V	_	_	_	300	- μ <b>A</b>
Refresh Current#3 (Average Power Supply Current)	MB81V18160B -50L/60L	Icc <sub>9</sub>	RAS = VIL, CAS = VIL Self refresh;	_	_	_	250	μΑ

## **■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol		60B-50/50L		60B-60/60L	Unit
NO.	raiailletei	Notes	Syllibol	Min.	Max.	Min.	Max.	Ollit
1	Time Between Refresh	Std power	tref	_	16.4	_	16.4	ms
'	Time between Kenesii	Low power	IREF	_	128	_	128	1113
2	Random Read/Write Cycle Time		trc	90	_	110	_	ns
3	Read-Modify-Write Cycle Time		trwc	126	_	150	_	ns
4	Access Time from RAS	*6,9	trac	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	13	_	15	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	25	_	30	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Tim	ne	<b>t</b> on	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	*10	toff	_	13	_	15	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	30	_	40	_	ns
12	RAS Pulse Width		<b>t</b> RAS	50	100000	60	100000	ns
13	RAS Hold Time		<b>t</b> RSH	13	_	15	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	5	_	5	_	ns
15	RAS to CAS Delay Time	*11,12	trcd	17	37	20	45	ns
16	CAS Pulse Width		<b>t</b> cas	13	_	15	_	ns
17	CAS Hold Time		<b>t</b> csH	50	_	60	_	ns
18	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	7	_	10	_	ns
19	Row Address Setup Time		<b>t</b> asr	0	_	0	_	ns
20	Row Address Hold Time		<b>t</b> rah	7	_	10	_	ns
21	Column Address Setup Time		<b>t</b> asc	0	_	0	_	ns
22	Column Address Hold Time		<b>t</b> CAH	7	_	10	_	ns
23	Column Address Hold Time from	RAS	<b>t</b> ar	24	_	30	_	ns
24	RAS to Column Address Delay Time	*13	<b>t</b> rad	12	25	15	30	ns
25	Column Address to RAS Lead T	ime	<b>t</b> RAL	25	_	30	_	ns
26	Column Address to CAS Lead T	ime	<b>t</b> CAL	25	_	30	_	ns
27	Read Command Setup Time		trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	ns
30	Write Command Setup Time	*15,20	twcs	0	<u> </u>	0	_	ns
31	Write Command Hold Time		twch	7	_	10	_	ns
32	Write Command Hold Time from	RAS	twcr	24	_	30	_	ns
33	WE Pulse Width		twp	7	_	10	_	ns
34	Write Command to RAS Lead Ti	me	<b>t</b> RWL	13	_	15	_	ns
35	Write Command to CAS Lead Ti	me	tcwL	13	_	15	_	ns

(Continued)

# (Continued)

NI-	Danamatan Nata	C	MB81V181	60B-50/50L	MB81V181	60B-60/60L	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
36	DIN Setup Time	<b>t</b> DS	0	_	0	_	ns
37	DIN Hold Time	<b>t</b> DH	7	_	10	_	ns
38	Data Hold Time from RAS	<b>t</b> DHR	24	_	30	_	ns
39	RAS to WE Delay Time *20	<b>t</b> RWD	68	_	80	_	ns
40	CAS to WE Delay Time *20	tcwd	31	_	35	_	ns
41	Column Address to WE Delay Time *20	tawd	43	_	50	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	<b>t</b> RPC	5	_	5	_	ns
43	CAS Setup Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> chr	10	_	10	_	ns
45	Access time from OE *9	<b>t</b> oea	_	13	_	15	ns
46	Output Buffer Turn Off Delay from OE *10	toez	_	13	_	15	ns
47	OE to RAS Lead Time for Valid Data	toel	5	_	5	_	ns
48	OE Hold Time Referenced to WE *16	<b>t</b> oeh	5	_	5	_	ns
49	OE to Data In Delay Time	<b>t</b> oed	13	_	15	_	ns
50	CAS to Data In Delay Time	tcdd	13	_	15	_	ns
51	DIN to CAS Delay Time *17	<b>t</b> dzc	0	_	0	_	ns
52	DIN to OE Delay Time *17	<b>t</b> DZO	0	_	0	_	ns
53	Fast Page Mode RAS Pulse Width	<b>t</b> rasp	_	100000	_	100000	ns
54	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	35	_	40	_	ns
55	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	71	_	80	_	ns
56	Access Time from CAS Precharge *9,18	<b>t</b> CPA	_	30	_	35	ns
57	Fast Page Mode CAS Precharge Time	<b>t</b> CP	7	_	10	_	ns
58	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	30	_	35	_	ns
59	Fast Page Mode CAS Precharge to WE Delay Time *20	<b>t</b> CPWD	48	_	55	_	ns


- Notes: \*1. Referenced to Vss.
  - \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.


Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ . Icc<sub>1</sub>, Icc<sub>3</sub> Icc<sub>4</sub> and Icc<sub>5</sub> are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .

Icc2 is specified during  $\overline{RAS} = V + and V + b = -0.3 V$ .

lcce is measured on condition that all address signals are fixed steady state.

- \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 5$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub>(min) and V<sub>IL</sub>(max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig.2 and 3.
- \*7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA}$   $t_{CAC}$   $t_{T_i}$  access time is  $t_{CAC}$ .
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac tt, access time is taa.
- \*9. Measured with a load equivalent to one TTL load and 100 pF.
- \*10. toff and toez are specified that output buffer change to high-impedance state.
- \*11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trace.
- \*12. trcd (min) = trah (min) + 2tt + tasc (min).
- \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- \*14. Either trrh or trch must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. twos, tcwb, trwb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos ≥ twos (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), and tawb ≥ tawb (min), tcpwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.





#### **DESCRIPTION**


To implement a read operation, a valid address is latched by the  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{LCAS}$  controls the input/output data on DQ<sub>1</sub> to DQ<sub>8</sub> pins,  $\overline{UCAS}$  controls one on DQ<sub>8</sub> to DQ<sub>16</sub> pins. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{LCAS}/UCAS(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses (t<sub>AA</sub>) under the following conditions:


If  $t_{RCD} > t_{RCD}(max)$ , access time =  $t_{CAC}$ .


If trad > trad(max), access time = taa.


If  $\overline{OE}$  is brought Low after trac, tcac, or taa(whichever occurs later), access time = toea.

However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.












17




#### **DESCRIPTION**

The fast page mode early write cycle is executed in the same manner as the fast page mode read cycle except the states of WE and  $\overline{OE}$  are reversed. Data appearing on the DQ<sub>1</sub> to DQ<sub>8</sub> is latched on the falling edge of  $\overline{LCAS}$  and one appearing on the DQ<sub>9</sub> to DQ<sub>16</sub> is latched on the falling edge of  $\overline{UCAS}$  and the data is written into the memory. During the fast page mode early write cycle, including the delayed  $(\overline{OE})$  write and read-modify-write cycles, tcwL must be satisfied.








#### **DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in

preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.

#### 21





A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>9</sub> are defined by the on-chip refresh counter Column Addresses: Bits A<sub>0</sub> through A<sub>9</sub> are defined by latching levels on A<sub>0</sub> to A<sub>9</sub> at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

#### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V181	60B-50/50L	MB81V181	Unit		
140.	i arameter	Syllibol	Min.	Max.	Min.	Max.	Oilit	
60	Access Time from CAS	<b>t</b> FCAC	_	45	_	50	ns	
61	Column Address Hold Time	<b>t</b> FCAH	35		35	_	ns	
62	CAS to WE Delay Time	trcwd	63	_	70	_	ns	
63	CAS Pulse Width	<b>t</b> FCAS	45		50	_	ns	
64	RAS Hold Time	<b>t</b> FRSH	45	_	50	_	ns	

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Danamatan	Symbol	MB81V18	160B-50L	MB81V18	Unit	
NO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Oilit
65	RAS Pulse Width	<b>t</b> RASS	100	_	100	_	μs
66	RAS Precharge Time	<b>t</b> RPS	90	_	110	_	ns
67	CAS Hold Time	<b>t</b> chs	-50	_	-50	_	ns

**Note:** Assumes Self Refresh cycle only.

#### **DESCRIPTION**

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If  $\overline{\text{CAS}}$  goes to "L" before  $\overline{\text{RAS}}$  goes to "L" (CBR) and the condition of  $\overline{\text{CAS}}$  "L" and  $\overline{\text{RAS}}$  "L" is kept for term of  $\overline{\text{tr}_{ASS}}$  (more than 100  $\mu$ s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during  $\overline{\text{RAS}}$ =L" and " $\overline{\text{CAS}}$ =L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tchs min. In this time, RAS must be kept "H" with specified tRPS min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

#### Restriction for Self Refresh operation;


For Self Refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles
   Self Refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within tree max.
- In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.




\* Read/Write operation can be performed non refresh time within tws or tsn.

## **■ PACKAGE DIMENSIONS**



## (Continued)



# **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.